We present a study of the thermal noise locally generated in a Si/SiGe MOSFET. We use a Langevin stochastic noise source model in order to obtain the noise generated locally by random velocity fluctuations. Physical magnitudes governing local noise have been obtained using a two-dimensional device simulator that implements the hydrodynamic transport model for majority carriers. Local calculation of the spectral density of noise current, S in , pinpoints the importance of an accurate physics-based noise model in order to fully understand the impact of technological parameters on the device noise performance. Our study shows that a reduction in the channel length will increase the local value of the noise sources across the channel. Results also suggest that a reverse doping of the channel could lead to significant reduction of S in .
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The introduction of sophisticated epitaxial growth techniques has enabled the use of the pseudomorphic IV-IV systems in the design and fabrication of advanced heterojunction structures. Both SiGe/Si and Si/SiGe FETs have dramatically extended the high-frequency capabilities of silicon-based transistors. Recently, a 100 nm T-gate n-channel MODFET has been reported with an unity current gain cut-off frequency of 74 GHz [1] .
As Si/SiGe FETs are aimed at applications in the microwave and millimetre-wave frequency ranges, a full characterization of the noise performance of these transistors is crucial as noise steadily increases with the operation frequency in the above ranges. Thermal noise is the most important noise source in FET structures at high frequencies as 1/f noise becomes negligible and/or its effect can be cancelled using advanced techniques at the circuit design level [2] .
In this work, we present the preliminary results for the calculation of the thermal noise generated in the channel of a Si/SiGe n-MOSFET using a commercial two-dimensional (2D) device simulator [3] . Other noise sources such as shot noise originated by the gate's current or the diffusion current in the channel that can have a substantial impact on the overall noise performance as the gate's length shrinks well under the 100 nm barrier are beyond the scope of this work and, therefore, are not considered in this work.
Owing to the nature of the carrier transport in submicron length gate devices, we used an hydrodynamic (HD) model for the majority carriers carrier velocity fluctuations inside the transistors [4] and can be fully described using 2D Monte Carlo models. Monte Carlo noise calculations provide the overall noise performance without assumptions about the nature of the noise as far as the microscopic mechanisms that originate the noise are included in the simulation. Moreover, unlike the moments method commonly used to solve the Boltzmann transport equation, the Monte Carlo method does not require approximations to simplify the study of the charge transport [5] . Nevertheless, for the sake of rapid device evaluation HD models are faster while retaining an accurate description of carrier dynamics in the device. For the simulation of the MOSFET's thermal noise, we adopted the impedance field method (IFM) with Langevin stochastic noise sources. A thorough exposition of the method adapted for the calculation of noise in conventional MOSFETs using 2D simulation results can be found in [6] . The main interest in using an implementation of the IFM is that we can combine a realistic transport model that accounts for second-order effects, such as carrier heating, together with a simple model of the distributed transmission line across the channel. The coupling of both models is implemented as a post-processor step outside the 2D device simulator.
In this paper we present some of the results of an extensive study of the influence of the relevant device parameters, from a technology point of view, on the thermal noise performance of oxide-gated modulation-doped structures Si/SiGe. Namely, we will address the influence of the gate bias, the gate length and the level of the doping of a reverse supply layer. We will limit ourselves to this set of parameters for the sake of simplicity.
The surface channel of the studied structures consists of an uniaxial tensile-strained Si layer (QW) under the oxide and pseudomorphically grown on a relaxed SiGe setback layer (SBL). The relaxed SiGe SBL is achieved by using a graded SiGe virtual substrate (VS). Figure 1 shows an outline of the simulated structure. The layout of the nominal transistor from top to bottom is as follows: an n-doped polysilicon gate, a 5 nm SiO 2 layer, a 8 nm non-intentionally doped (n.i. important in order to obtain accurate values of S in across the channel. From figure 3 , as could be expected, we see that the carrier temperature strongly depends on the bias. As V gs decreases, the carrier temperature progressively exhibits a larger peak. As we compare the present strained-Si MOSFET with a conventional MOSFET biased in similar conditions, we obtain substantially higher values in the latest one for the electron temperature profile [7] . This shows promise for future very-low-noise devices. As can be seen in figure 4 , most of the noise is generated in both the source to channel and source to drain regions and the channel's sources of noise becomes less significant as the device enters the saturation region.
In figure 5 we plot S in for three values of L g . In order to keep similar channel conditions V gs −V th are kept to the same value and V ds is scaled. Figure 5 clearly shows that shorter channels will exhibit higher values of local noise sources in the channel. Figure 6 shows the impact of the introduction of a thin supply layer (5 nm) in the SBL under the QW. As the doping of this layer increases, the noise generated at the drain to source and drain to channel along with the channel noise itself is reduced. This suggests that reverse-doped channel structures will favourably impact the noise performance. Preliminary results on overall noise calculation clearly show that a careful design of the device structure will make it possible to obtain very-low-noise values (under 1 dB at 5 GHz).
As a conclusion, using a Langevin stochastic noise source model we calculated the noise being generated locally by random velocity fluctuations in the channel of a Si/SiGe MOSFET. Physical magnitudes governing local noise have been obtained using a 2D device simulator that implements the hydrodynamic transport model for majority carriers. Results suggest that a careful choice of the device parameters at the design stage shows that very-low-noise performance can be achieved.
